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Abstract
In view of the appreciable semiconducting gap of 0.26 eV observed in recent experiments, epitaxial graphene on
a SiC substrate seems a promising channel material for FETs. Indeed, it is two-dimensional - and therefore does not
require prohibitive lithography - and exhibits a wider gap than other alternative options, such as bilayer graphene.
Here we propose a model and assess the achievable performance of a nanoscale FET based on epitaxial graphene
on SiC, conducting an exploration of the design parameter space. We show that the current can be modulated by 4
orders of magnitude; for digital applications an Ion/Ioff ratio of 50 and a subthreshold slope of 145 mV/decade can
be obtained with a supply voltage of 0.25 V. This represents a significant progress towards solid-state integration of
graphene electronics, but not yet sufficient for digital applications.
I. INTRODUCTION
Epitaxially grown graphene on SiC provide potential for large scale integration of graphene electronics. The first
challenge to the use of graphene as a channel material for FETs is to induce a reasonable gap for room temperature
operation. Recently Zhou et al. [1] have experimentally demonstrated that a graphene layer, epitaxially grown on
a SiC substrate, can exhibit a gap of about 0.26 eV, measured by angle-resolved photo-emission spectroscopy. The
gap is probably due to symmetry breaking between the two sublattices forming the graphene crystalline structure, as
also confirmed by recent density functional calculations [2], [3]. According to the authors of Ref. [1], this method of
inducing a gap is very easy and reproducible; in addition, the thickness of graphite grown on SiC can be precisely
controlled to be either single- or multiply layered depending on growth parameters [4]. From a manufacturability
point of view it is also extremely promising, since it would be highly convenient to prepare an entire substrate of
graphene on an insulator and then obtain single device and integrated circuit through patterning [5].
From its isolation [6], [7], graphene has attracted the attention of the scientific community due to its exceptional
physical properties, such as an electron mobility exceeding more than 10 times that of silicon wafers [8], and in
view of its possible applications in transistors [9] and in sensors [10]. To induce a gap in graphene structures,
several methods have been used: lateral confinement in graphene ribbons [9], [11] carbon nanotubes [12], impurity
doping [13], or a combination of single and bilayer graphene regions [14], [15], [16]. Unfortunately, they all face
different problems.
Carbon nanotubes exhibit large intrinsic contact resistance and are difficult to pattern in a reproducible way; the
inability to control tube chirality, and thus whether or not they are metallic or semiconducting, make solid state
integration still prohibitive. Graphene nanoribbons [9], [11] allow to obtain a very interesting device behavior [17],
but require extremely narrow ribbons with single-atom precision, since a difference of only one dimer line in the
width may yield a quasi-zero gap nanoribbon. Bilayer graphene exhibits a gap in the presence of a perpendicular
electric field, but the range of applicable bias can only induce a gap of 100− 150 meV, not sufficient to obtain a
satisfactory behavior in terms of Ion/Ioff ratio [15]. Graphene on SiC can is a two-dimensional material, thus does
not require extremely sophisticated lithography, and provides a higher energy gap: for the sake of comparison, a
0.26 eV energy gap would require an armchair nanoribbon of width smaller than 3 nm, or nanotubes with diameter
smaller than 2 nm.
In this work we present a semi-analytical model of an FET with a channel of epitaxial graphene grown on a SiC
substrate, where the band structure, the electrostatics, thermionic and band-to-band tunneling currents are carefully
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2accounted for. On the basis of our model, we assess the achievable device performance through an exploration of
the device parameter space, and gain understanding of the main aspects affecting device operation.
II. MODEL
We adopt the Tight Binding (TB) Hamiltonian for single layer graphene on SiC that was proposed by Zhou et
al. [1]. The empirical TB valence (−) and conduction (+) bands of a single epitaxial layer of graphene on SiC,
read:
E±(kx, ky) = ±
√
m2 + t2|f(k)|2, (1)
where t is the in-plane hopping term (2.7 eV), m = 0.13 eV is an empirical potential energy shift between the two
inequivalent graphene sublattices due to interaction with the SiC substrate, and f(k) is the off-diagonal element of
the considered Hamiltonian [1]. In the six Dirac points of the graphene Brillouin zone, where f(k) is zero, there
is a finite energy gap Eg = 2m, corresponding to the channel conduction minimum ECC = m − qφch and the
channel valence maximum EV C = −m− qφch, where q is the electron charge and φch the self-consistent potential
in the central region of the channel.
The device under consideration, depicted in 1(a), is a transistor with a channel of epitaxial graphene on a SiC
substrate of thickness tsub = 100 nm, with a top gate separated by a SiO2 layer of thickness tox. In 1(b) we have
sketched the band edge profiles along the transport direction xˆ, where ECi and EV i respectively represent the
conduction and valence band edges in the three different regions denoted by i=S, D, C (Source, Drain, Channel).
Source and drain contacts are n+ doped, with molar fraction αD , which translates into an energy difference A
between the electrochemical potential µS (µD) and the conduction band edge ECS (ECD) at the source (drain)
contact. The potential is set to zero at the source and to Vds at the drain contact. In the center of the channel φch is
imposed by vertical electrostatics. We assume, as usual, complete phase randomization along the channel, which is
particularly important because it allows us to neglect the effect of resonances in the presence of tunneling barriers.
Exploiting the Gauss theorem we can write the surface charge density in the central part of the channel as
Q = −Cg (Vg − VFBt − φch)− Csub (Vsub − VFBb − φch) , (2)
where Cg = ǫSiO2/tox (Csub = ǫSiC/tsub) is the capacitance per unit area between the channel and the top gate
(back gate), Vg (Vsub) is the top gate (back gate) voltage, VFBt (VFBb) is the flat-band voltage of the top gate
(back gate), which we set to −0.4 eV.
The transit time of the device in the channel has been estimated as τt = QthLCJth ≈ 10
−16 s where Qth and Jth
are the thermionic charge and current, respectively, LC = 20 nm is the channel length.
In certain spectral regions, for example in the valence band when the device is in the off state, carriers are quasi
confined by tunneling barriers, and can dwell in the channel for a much longer time and be subject to some degree
of inelastic relaxation, even if transport in the conduction band is practically ballistic. To consider this effect, we
have therefore included a degree of inelastic scattering that leads to energy relaxation.
In steady-state conditions, considering an infinitesimal element of area dkxdky in the wave-vectors space, charge
distribution in the channel is obtained as a balance between two types of charge exchange processes with the
contacts: one elastic, and one inelastic.
We can write the electron charge in the channel as the sum of two contributions: Ne+ and Ne−. Ne+ = fe+LCn2D
(Ne− = fe−LCn2D) represents the density of forward (backward) going electrons, fe± (kx, ky) denotes the occupation
factors of forward (+) and backward (−) states in the channel and n2D (kx, ky) is the 2-dimensional density of
states in the k-space. For each contribution we can write a rate equation in steady-state conditions:
dNe+
dt
= J+S − J
+
D + (1− TS) f
e
−vx − (1− TD) f
e
+vx +
feS − f
e
+
τS
LCn2D = 0 (3)
dNe−
dt
= −J−S + J
−
D − (1− TS) f
e
−vx + (1− TD) f
e
+vx +
feD − f
e
−
τD
LCn2D = 0 (4)
where: feD,S = F (E+ − qφch − µD,S) is the occupation factor at the drain (D) and source (S) contacts, and F is
Fermi-Dirac distribution function.
Let us focus on eq. 3 (similar considerations can be made for eq. 4): J+S = TSfeSvx is the tunneling current
component injected from source, J+D = TDfe+vx is instead the drain tunneling current component ejected to the
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a)
Fig. 1. a) Schematic picture of a graphene on SiC transistor. The grey line between SiO2 and SiC oxide represents the graphene plane acting as
device channel. Source (S) and drain (D) contacts are also in graphene. b) Profile band structure along the transport direction. The dashed lines
mark the energy region in which it is possible to have thermionic current (Jth), tunneling current from source to channel (JtD) and tunneling
current from drain to channel (JtS).
drain, TS,D are the transmission probabilities from source/drain contacts to channel and vx is the group velocity.
(1− TS) f
e
−vx and (1− TD) fe+vx are the reflected current components from source and drain barriers, respectively.
The last term of eqs. 3 and 4 is a thermalization process with the source and drain reservoirs, with characteristic
times τS and τD , respectively. The steady-state fe+ and fe− can be obtained by solving eq. 3 and eq. 4:
fe+ =
(
TD +
1
τDν
)
(1− TS) f
e
D +
(
1
τDν
+ 1
)(
TS +
1
τSν
)
feS(
1
τSν
+ 1
)(
1
τDν
+ 1
)
− (1− TS) (1− TD)
, (5)
fe− =
(
TS +
1
τSν
)
(1− TD) f
e
S +
(
1
τSν
+ 1
)(
TD +
1
τDν
)
feD(
1
τSν
+ 1
)(
1
τDν
+ 1
)
− (1− TS) (1− TD)
, (6)
where ν = 2pi
2vx
LC
is the inverse of the crossing time τt. The same reasoning can be applied to derive the hole
occupation factors in the channel fh±.
The charge, to be self-consistently solved with eq.2 in order to obtain the channel potential φch, is computed
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4through the integration on the BZ
Q = −
q
4π2
∫∫
BZ
(
fe+ + f
e
−
)
dkxdky +
+
q
4π2
∫∫
BZ
(
fh+ + f
h
−
)
dkxdky, (7)
where the total current density is expressed as [18]
Jtot =
q
4π2
{∫∫
BZ
vx
(
fe+ − f
e
−
)
dkxdky
+
∫∫
BZ
vx
(
fh+ − f
h
−
)
dkxdky
}
(8)
The transmission probability TS (TD) of the interband barrier at source (drain) is zero in the source (drain)
band gap and 1 when there is no barrier between source (drain) and channel. When a barrier is present TS is
computed analytically with the WKB approximation, assuming ky conservation due translational invariance along
the y direction:
TS(E, ky) = exp
{
−2
∫ x2
x1
|Im(kE,kyx (x))|dx
}
, (9)
where x1 and x2 are the classical turning points, and E is the particle kinetic energy. The same approach is repeated
for TD.
The potential profile between each contact and the central region of the channel is described by an exponential,
with characteristic variation length λ, obtained from evanescent mode analysis [19]. Assuming tsub ≫ tox > tch
we obtain:
λ ≈
(
tox +
tch
2
)
2
π
, (10)
where tch is the effective separation between the interfaces of the SiO2 and SiC layers, for which we assume
tch = 1 nm [9].
III. ELECTROSTATICS
From analysis of the electrostatics we can gain a better insight of the device performance limitations. In fact gate
voltage control upon the channel potential (of which the subthreshold slope S is a measure) is strictly limited by
the quantum capacitance Cq of the channel. Device electrostatics can be schematized as in 2(a). The differential
qC C
Cg
sub
∂Vg
Vsub∂
chφ∂
a) b)
Fig. 2. a) Equivalent circuit of device electrostatics. b) Quantum capacitance-voltage characteristics for Vds = 0, 0.1, 0.25 V, tox = 1 nm,
tsub = 100 nm and αD = 9.3× 10−3 in case of fully ballistic transport.
capacitance seen by the gate is
Ctg = Cg
(
1−
∂φch
∂Vg
)
(11)
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5but, from 2(a), Ctg can also be expressed in terms of capacitances Cg , Csub, and Cq:
Ctg =
Cg (Csub + Cq)
Cg + Csub + Cq
. (12)
From eqs. (11) and (12) we get the derivative of the channel potential with respect to the gate potential
∂φch
∂Vg
=
Cg
Cg + Csub + Cq
. (13)
The expression of the sub-threshold slope S then turns out to be
S =
(
1 +
Csub + Cq
Cg
)
kT
q
ln(10), (14)
from which it is clear that S is an increasing function of Cq , and therefore a large quantum capacitance severely
limits device performance.
2(b) shows the capacitance-gate voltage characteristics for Vds = 0, 0.1 and 0.25 V obtained by solving the
Schro¨dinger equation self-consistently with Poisson equation. In the fully ballistic case the quantum capacitance is
low for small Vds, indicating a good control of the channel by the gate voltage, but, as soon as Vds increases, hole
accumulation in the channel occurs and Cq increases, rapidly degrading S (2(b)). In the inelastic case, instead, the
hole accumulation process is slightly suppressed by inelastic injection from the source but the effect on the quantum
capacitance is practically negligible. We have observed that for τ larger than 10−4 ns, the quantum capacitance
basically does not change with respect to 2; on the other hand, for τ < 10−4 ns Cq decreases with respect to the
fully ballistic case, but the inelastic process becomes dominant and eq. 14 loses validity.
IV. PERSPECTIVES FOR DEVICE OPERATION
In order to evaluate the possible performance of the SiC-graphene FET, we have computed the transfer charac-
teristics by varying three device parameters: drain-source voltage Vds = (µS − µD)/q, donor molar fraction at the
contacts αD (and therefore parameter A) and oxide thickness tox. We also account for different possible values of
inelastic time τ . First,in 3, we analyze the trend of the transfer characteristics for different τ for Vds = 0.25 V,
tox = 1 nm and αD = 6.5 × 10−4 (corresponding to A = 0.01 eV). We observe that for τ ≥ 1 ns the transfer
-1 -0.8 -0.6 -0.4 -0.2
Vgs(V)
10-2
100
102
104
J to
t (A
/m
)
τ= 10-6 ns
τ= 10-5 ns
τ= 10-4 ns
τ= 10-3 ns
τ= 10-2 ns
τ= ∞
Fig. 3. Transfer-characteristics for τ = 10−2, 10−3, 10−4, 10−5, 10−6 ns, for Vds = 0.25 V, αD = 6.5× 10−4 and tox = 1 nm.
characteristics are unaffected and identical to the ballistic case (τ →∞). Reducing the relaxation time under 1 ns,
the minimum current increases and the sub-threshold slope remains almost constant since the quantum capacitance
of the channel does not change. The introduction of inelastic scattering process has mainly two effects in the
transfer characteristics: one is a gradual change of the current in the sub-threshold region, the other is an increase
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6of saturation current for τ < 10−4 ns or when inelastic current becomes relevant. In the most favorable case a
sub-threshold slope of 140 mV/dec can be obtained.
In 4 we have highlighted the effect of Vds and of the doping level of contacts. As expected the main visible effect
of increasing Vds is a gradual degradation of the sub-threshold slope, both in the fully ballistic case (4(a)-(b)) and
in the case of relaxation time τ = 10 ps (4(c)-(d)), from 84 mV/dec to 202 mV/dec. The reason is simply related to
the increased accumulation of holes in the channel with increasing Vds, which implies a larger quantum capacitance
of the channel and therefore a reduced control of the channel potential from the gate voltage.
10-2
100
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A=0.01 eV
A=0.05 eV
A=0.10 eV
A=0.20 eV
A=0.30 eV
-0.5 0
100
102
-1 -0.5 0
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/de
c
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/de
c
a) b)
c) d)
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~
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c
~
 
20
2 m
V/
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c
J to
t(A
/m
)
Vgs(V)
τ=∞ τ=∞
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Fig. 4. Transfer characteristics for varying with doping parameter A = 0.01, 0.05, 0.1, 0.2, 0.3 eV corresponding respectively to αD of
6.5 × 10−4, 4 × 10−3 , 9.3 × 10−3, 2.3 × 10−2, 4.3 × 10−2, tox = 2 nm with: a) Vds = 0.1 V, τ = ∞, b) Vds = 0.25 V, τ = ∞, c)
Vds = 0.1 V, τ = 10 ps and d) Vds = 0.25 V, τ = 10 ps.
Increasing the doping causes an increase of both the maximum current, due to an improved capacity of the
source to inject electrons, and the minimum current. From 4 we draw the indication that by reducing doping at
the contacts we improve the current dynamics. As already noted, when the source-drain voltage exceeds the gap of
the semiconducting channel (Vds > 0.26 V), the characteristics drastically degrade, since band-to-band tunneling
current becomes comparable with the thermionic current, and hole accumulation in the channel inhibits channel
control from the gate.
The increase of oxide thickness tox has mainly two effects, which can be associated to a reduction of the capacitive
coupling between gate and channel: it increases the sub-threshold slope S (as shown in 5(a)), and the opacity
of tunneling barriers (i.e. a larger λ). The former effect is more evident for Vds = 0.25 V, where the quantum
capacitance is larger, instead S is almost constant at about 75 mV/dec for Vds = 0.1 V and τ < 10−4 ns, instead
for smaller τ , S ∼ 100 mV/dec. 5(b) represents the Ion/Ioff ratio as a function of tox for Vds = 0.1 V and
Vds = 0.25 V, calculated for a gate voltage range ∆Vg = 0.25 V for different values of τ . Larger values of the
Ion/Ioff ratio are observed for τ = 1 ns.
From our analysis of transfer characteristics, evaluated by varying three device parameters as Vds, αD and tox, we
stress the important result that for small Vds and doping level (4(a)) current is modulated by more than 4 orders of
magnitude.
We have to stress also the main limitation of graphene on SiC: the energy gap of 0.26 eV coupled to a low
effective mass results in a high band-to-band tunneling current Vds > 0.26 V and so in an increase of the minimum
current achievable. This limitation on Vds affects the perspectives for digital circuit operation: in that case we need
Vds = ∆Vg and equal to the supply voltage. Even for optimized device parameters (tox = 1 nm, αD = 4× 10−3),
and a supply voltage of 0.25 V, we obtain an Ion/Ioff ratio of 50, as can been seen from 5(b).
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Fig. 5. a) Sub-threshold slope for Vds = 0.1 V and Vds = 0.25 V calculated with different relaxation time τ . b) Ion/Ioff ratio for Vds = 0.1 V
and Vds = 0.25 V calculated with different relaxation time τ .
V. CONCLUSION
In this work we have investigated the performance of field-effect transistors based on epitaxial graphene on a SiC
substrate with an analytical model. We have shown that, for small Vds and doping level, current is modulated by
more than four orders of magnitude: this is a main improvement with respect to other graphene-based devices [20],
[21], [16], [15]. Comparable results can be obtained only with carbon nanotubes or graphene nanoribbons, but only
with post-selection of devices after fabrication (for proper chirality and/or width). In the case of graphene on SiC,
lithography and device patterning are certainly not prohibitive. A steep subthreshold behavior (S = 67 mV/decade)
can be obtained for small Vds = 0.1 V, when the accumulation of holes in the channel is inhibited, and a larger
current ratio, in excess of 103, can be obtained for a gate voltage window of 0.25 V. For digital applications, the
limiting factor is represented by the small voltage drop applicable to the channel, being limited by the energy gap
(0.26 eV) of the semiconducting material. With optimized device parameters we have obtained a sub-threshold slope
of ≈ 140 mV/decade and an Ion/Ioff equal to 50, with a supply voltage of 0.25 V and τ = 1 ns. This falls short
of requirements of the International Technology Roadmap for Semiconductors, which requires Ion/Ioff ≈ 104 [22].
Finally, we believe that graphene on SiC is very promising as a channel material for FETs, and much attention has
to be put on mechanisms capable to suppress hole injection also at larger Vds, that would allow to improve the
subthreshold swing and obtain a good Ion/Ioff also with a small applied voltage, and on its use in tunnel FETs,
where its low gap and low effective mass can be turned into an advantage.
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